Content-addressable memory core cells A survey

DOI10.1016/S0167-9260(97)00021-7MaRDI QIDQ3840906zbMATH OpenOpenAlexWikidataFDO

Authors Kenneth J. Schultz

Publication date 13 August 1998

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/s0167-9260(97)00021-7

zbMATH Keywords

surveyassociative memoryCAMcontent-addressable memorybit storagecore cell

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• Design of a two-bit-per-cell content addressable memory using singe-electron transistors
• Architectures for large-capacity CAMs
• A note on architectures for large-capacity CAMs
• Authors' reply to “A note on architectures for large-capacity CAMs”

Cited in

(4)

• A high speed reconfigurable firewall based on parameterizable FPGA-based content addressable memories
• scientific article; zbMATH DE number 3865157 (Why is no real title available?)
• Design of a two-bit-per-cell content addressable memory using singe-electron transistors
• scientific article; zbMATH DE number 1844632 (Why is no real title available?)

This page was built for publication: Content-addressable memory core cells A survey

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3840906)