Content-addressable memory core cells A survey

DOI10.1016/S0167-9260(97)00021-7zbMATH Open0905.68011OpenAlexW2017272543WikidataQ127018546 ScholiaQ127018546MaRDI QIDQ3840906FDOQ3840906

Authors: Kenneth J. Schultz 

Publication date: 13 August 1998

Published in: Integration (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/s0167-9260(97)00021-7

Recommendations

• Design of a two-bit-per-cell content addressable memory using singe-electron transistors
• Architectures for large-capacity CAMs
• A note on architectures for large-capacity CAMs
• Authors' reply to “A note on architectures for large-capacity CAMs”

zbMATH Keywords

surveyassociative memoryCAMcontent-addressable memorybit storagecore cell

Mathematics Subject Classification ID

Computer system organization (68M99)

Cited In (4)

• Title not available (Why is that?)
• Design of a two-bit-per-cell content addressable memory using singe-electron transistors
• Title not available (Why is that?)
• A high speed reconfigurable firewall based on parameterizable FPGA-based content addressable memories

This page was built for publication: Content-addressable memory core cells A survey

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3840906)