A note on architectures for large-capacity CAMs

DOI10.1016/S0167-9260(97)00010-2MaRDI QIDQ4397101zbMATH OpenFDO

Authors Behrooz Parhami

Publication date 30 June 1998

Published in Integration (Search for Journal in Brave)

zbMATH Keywords

classificationassociative memoryVLSI architecturescontent-addressable memoryserial/parallel implementationstaxonomy for CAMs

Mathematics Subject Classification ID

Parallel algorithms in computer science (68W10) Computer system organization (68M99)

Recommendations

• Authors' reply to “A note on architectures for large-capacity CAMs”
• Architectures for large-capacity CAMs
• Content-addressable memory core cells A survey
• scientific article; zbMATH DE number 1863248

Cited in

(1)

• Content-addressable memory core cells A survey

This page was built for publication: A note on architectures for large-capacity CAMs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4397101)