Single Byte Error Correcting—Double Byte Error Detecting Codes for Memory Systems
From MaRDI portal
Publication:3944503
DOI10.1109/TC.1982.1676056zbMATH Open0484.94032OpenAlexW2138556575MaRDI QIDQ3944503FDOQ3944503
Authors: Shigeo Kaneda, Eiji Fujiwara
Publication date: 1982
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.1982.1676056
Recommendations
- scientific article; zbMATH DE number 862684
- Memory Package Error Detection and Correction
- Byte-Oriented Error-Correcting Codes for Semiconductor Memory Systems
- Error-correcting codes for byte-organized memory systems
- A class of random multiple bits in a byte error correcting and single byte error detecting (S/sub t/bEC-S/sub b/ED) codes
Cited In (14)
- Comparison of duplex and triplex memory reliability
- Correction to "New double-byte error-correcting codes for memory systems"
- On some new m-spotty Lee weight enumerators
- MacWilliams identity for m-spotty Lee weight enumerators
- Error-correcting codes for byte-organized memory systems
- SEC-BED-DED Codes for Error Control in Byte-Organized Memory Systems
- Memory Package Error Detection and Correction
- New double-byte error-correcting codes for memory systems
- Construction techniques for systematic SEC-DED codes with single byte error detection and partial correction capability for computer memory systems
- Decoding of DBEC-TBED Reed-Solomon Codes
- A class of random multiple bits in a byte error correcting and single byte error detecting (S/sub t/bEC-S/sub b/ED) codes
- Code Constructions for Error Control in Byte Organized Memory Systems
- Byte-Oriented Error-Correcting Codes for Semiconductor Memory Systems
- Title not available (Why is that?)
Uses Software
This page was built for publication: Single Byte Error Correcting—Double Byte Error Detecting Codes for Memory Systems
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3944503)