scientific article; zbMATH DE number 139822
From MaRDI portal
Publication:4028158
Cited in
(11)- Structuring and automating hardware proofs in a higher-order theorem- proving environment
- scientific article; zbMATH DE number 65529 (Why is no real title available?)
- scientific article; zbMATH DE number 516980 (Why is no real title available?)
- A methodology for hardware verification based on logic simulation
- scientific article; zbMATH DE number 1507199 (Why is no real title available?)
- scientific article; zbMATH DE number 1852162 (Why is no real title available?)
- scientific article; zbMATH DE number 1436133 (Why is no real title available?)
- Frontiers of Combining Systems
- Formal verification of n-bit ALU using theorem proving
- A comparison of MDG and HOL for hardware verification
- Verification of FPGA layout generators in higher-order logic
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4028158)