scientific article; zbMATH DE number 139967

MaRDI QIDQ4028318zbMATH OpenFDO

Authors Jo C. Ebergen, Ad Peeters

Publication date 28 March 1993

zbMATH Keywords

specificationdecompositionscorrectness criteriaarea complexitydelay-insensitive circuitsmodulo-\(N\) counter

Mathematics Subject Classification ID

Analysis of algorithms and problem complexity (68Q25) Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85)

Recommendations

• Design and analysis of up-down counters
• On the existence of speed-independent circuits
• scientific article; zbMATH DE number 194039
• A formal approach to designing delay-insensitive circuits
• Calculational derivation of a counter with bounded response time and bounded power dissipation

Cited in

(2)

• On a modified counter with prolonging dead time
• Calculational derivation of a counter with bounded response time and bounded power dissipation

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4028318)