scientific article; zbMATH DE number 194039
From MaRDI portal
Publication:4040828
Recommendations
Cited in
(18)- Compiling communicating processes into delay-insensitive VLSI circuits
- Delay-insensitivity and ternary simulation
- Retargeting a hardware compiler using protocol converters
- Arbitration and reversibility of parallel delay-insensitive modules
- scientific article; zbMATH DE number 3869222 (Why is no real title available?)
- scientific article; zbMATH DE number 3926249 (Why is no real title available?)
- scientific article; zbMATH DE number 108492 (Why is no real title available?)
- scientific article; zbMATH DE number 139967 (Why is no real title available?)
- scientific article; zbMATH DE number 177530 (Why is no real title available?)
- scientific article; zbMATH DE number 1303999 (Why is no real title available?)
- scientific article; zbMATH DE number 2102700 (Why is no real title available?)
- scientific article; zbMATH DE number 910722 (Why is no real title available?)
- scientific article; zbMATH DE number 1438577 (Why is no real title available?)
- Direction-reversible self-timed cellular automata for delay-insensitive circuits
- On the susceptibility of QDI circuits to transient faults
- Asynchronous datapaths and the design of an asynchronous adder
- On the existence of speed-independent circuits
- A formal approach to designing delay-insensitive circuits
This page was built for publication:
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4040828)