Diagnosis of Faults in Linear Tree Networks

DOI10.1109/TC.1977.5009270zbMATH Open0357.94029MaRDI QIDQ4133541FDOQ4133541

Kolar L. Kodandapani, Sharad C. Seth

Publication date: 1977

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

zbMATH Keywords

fault detectionlocation in tree networks of two-input EXCLUSIVE-OR (EOR) gates

Mathematics Subject Classification ID

Fault detection; testing in circuits and networks (94C12)

Cited In (9)

• Diagnosis of three types of constant faults in read-once contact networks over finite bases
• On Minimal Test Sets for Locating Single Link Failures in Networks
• Indication of faulty vertex in the binary network of modules on the assumption of random error propagation
• Diagnosis of a regular-structure processor network
• How to test a tree
• Title not available (Why is that?)
• An easily-diagnosable fault-tolerant binary tree architecture
• Decision Trees for Fault Diagnosis in Circuits and Switching Networks
• Diagnosing tree-structured systems

   Recommendations

• Diagnosis of a regular-structure processor network 👍 👎
• Multiple Stuck-Fault Detection and Location in Multivalued Linear Circuits 👍 👎
• Analysis of fault location in a network 👍 👎
• Indication of faulty vertex in the binary network of modules on the assumption of random error propagation 👍 👎
• Title not available (Why is that?) 👍 👎

This page was built for publication: Diagnosis of Faults in Linear Tree Networks

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4133541)