Networks on chips -- using DQQB (Distributed queue quad-bus) on multi-CPU chips

DOI10.1016/J.NA.2008.11.064MaRDI QIDQ419804zbMATH OpenOpenAlexFDO

Authors Faisal Fayyaz Qureshi

Publication date 20 May 2012

Published in Nonlinear Analysis. Theory, Methods \& Applications. Series A: Theory and Methods (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.na.2008.11.064

zbMATH Keywords

bandwidth balancingdistributed queue dual bus

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Network protocols (68M12)

Recommendations

• Dense Gaussian networks: Suitable topologies for on-chip multiprocessors
• A performance model for network processor architectures in packet processing system
• Efficient Parallel Buffer Structure and Its Management Scheme for a Robust Network-on-Chip (NoC) Architecture
• Design and analysis of fault-tolerant multibus interconnection networks
• The Chip Is the Network: Toward a Science of Network-on-Chip Design

This page was built for publication: Networks on chips -- using DQQB (Distributed queue quad-bus) on multi-CPU chips

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q419804)