A hardware-friendly arithmetic method and efficient implementations for designing digital fuzzy adders

DOI10.1016/J.FSS.2011.06.006MaRDI QIDQ423136zbMATH OpenOpenAlexFDO

Authors Keivan Navi, Akbar Doostaregan, Mohammad Hossein Moaiyeri, Omid Hashemipour

Publication date 18 May 2012

Published in Fuzzy Sets and Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/j.fss.2011.06.006

zbMATH Keywords

fuzzy hardwaredigital fuzzy setsfull addermultiple-valued logic (MVL)radix-\(r\)

Mathematics Subject Classification ID

Fuzzy sets and logic (in connection with information, communication, or circuits theory) (94D05)

Recommendations

• On generation and FPGA implementation of digital fuzzy parametric conjunctions
• Computational method to evaluate fuzzy arithmetic operations
• Publication:4861476
• scientific article; zbMATH DE number 1727390
• scientific article; zbMATH DE number 4154379

Cites work

• A VLSI design of fuzzy register
• Attribute reduction based on generalized fuzzy evidence theory in fuzzy decision systems
• Design of an analog CMOS fuzzy logic controller chip
• Designing sequential systems with fuzzy J-K flip-flops
• Examples of fuzzy metrics and applications
• Fuzzy sets
• Ternary logic in parallel multipliers
• The potential of fuzzy neural networks in the realization of approximate reasoning engines

Cited in

(3)

• Parallel, asynchronous, fuzzy logic systems realized in CMOS technology
• On generation and FPGA implementation of digital fuzzy parametric conjunctions
• scientific article; zbMATH DE number 4154379 (Why is no real title available?)

This page was built for publication: A hardware-friendly arithmetic method and efficient implementations for designing digital fuzzy adders

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q423136)