scientific article; zbMATH DE number 1062715

zbMATH Open0877.94064MaRDI QIDQ4355178FDOQ4355178

Stanisław Deniziak, Krzysztof Sapiecha

Publication date: 15 December 1997

Title of this publication is not available (Why is that?)

Recommendations

• Test Sets for Combinational Logic—The Edge-Tracing Approach
• Efficient VLSI fault simulation
• An algorithm for stuck-at fault coverage analysis of combinational and sequential logic circuits
• A Hierarchical, Path-Oriented Approach to Fault Diagnosis in Modular Combinational Circuits

zbMATH Keywords

critical path tracingfast fault grading

Mathematics Subject Classification ID

Fault detection; testing in circuits and networks (94C12)

This page was built for publication:

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4355178)