A fault-tolerant CEQRNS processing element for linear systolic array DSP applications

DOI10.1109/12.464390MaRDI QIDQ4421186zbMATH OpenOpenAlexFDO

Authors Jeremy Smith, Fred Taylor

Publication date 1995

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/12.464390

zbMATH Keywords

redundancyVLSI designyield enhancement

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Reliability, testing and fault tolerance of networks and computer systems (68M15)

Recommendations

• Computational Science and Its Applications – ICCSA 2004
• VLSI algorithms, architectures, and implementation of a versatile GF(2/sup m/) processor
• Fast combinatorial RNS processors for DSP applications
• scientific article; zbMATH DE number 1904861
• New systolic arrays for C+AB/sup 2/, inversion, and division in GF(2/sup m/)

This page was built for publication: A fault-tolerant CEQRNS processing element for linear systolic array DSP applications

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4421186)