Bus architectures for safety-critical embedded systems

DOI10.1007/3-540-45449-7_22MaRDI QIDQ4473734zbMATH OpenFDO

Authors John Rushby

Publication date 4 August 2004

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL http://link.springer.de/link/service/series/0558/bibs/2211/22110306.htm

Mathematics Subject Classification ID

Theory of software (68N99)

Recommendations

• Event-triggered and time-triggered control paradigms. With foreword by Hermann Kopetz.
• A generic fault-tolerant architecture for real-time dependable systems
• Embedded Systems Handbook, Second Edition
• An approach to designing safe embedded software
• Safety, efficiency and autonomy - mastering conflicting trends in embedded systems design

Cited in

(6)

• Timing analysis of the flexRay communication protocol
• SBus: information, applications and experience
• Automated verification and refinement for physical-layer protocols
• Formalization and correctness of the PALS architectural pattern for distributed real-time systems
• Maximizing the robustness of TDMA networks with applications to TTP/C
• The TTA's approach to resilience after transient upsets

This page was built for publication: Bus architectures for safety-critical embedded systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4473734)