VLSI design of 1-D DWT architecture with parallel filters
From MaRDI portal
Publication:4520155
Recommendations
- Design of New Optimized Architecture Processor for DWT
- An efficient VLSI architecture for the computation of 1-D discrete wavelet transform
- scientific article; zbMATH DE number 1442018
- A programmable parallel VLSI architecture for 2-D discrete wavelet transform
- VLSI design of wavelet transform. Analysis, architecture and design examples.
Cited in
(11)- VHDL implementation of the fast wavelet transform
- VLSI design of wavelet transform. Analysis, architecture and design examples.
- High-performance 1-D and 2-D inverse DWT 5/3 filter architectures for efficient hardware implementation
- A programmable parallel VLSI architecture for 2-D discrete wavelet transform
- Design of New Optimized Architecture Processor for DWT
- VLSI Implementation of Discrete Wavelet Transform for Lossless Compression of Medical Images
- An efficient VLSI architecture for the computation of 1-D discrete wavelet transform
- Hybrid architecture and VLSI implementation of the Cosine-Fourier-Haar transforms
- Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression
- Low-power, low-complexity bit-serial VLSI architecture for 1D discrete wavelet transform
- A VLSI array architecture for realization of DFT, DHT, DCT and DST
This page was built for publication: VLSI design of 1-D DWT architecture with parallel filters
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4520155)
