High-performance 1-D and 2-D inverse DWT 5/3 filter architectures for efficient hardware implementation
From MaRDI portal
Publication:2405843
DOI10.1007/s00034-016-0477-2zbMath1371.94717OpenAlexW2565884357MaRDI QIDQ2405843
Vladimir Rajović, Goran Savić, Milan Prokin, Dragana Prokin
Publication date: 26 September 2017
Published in: Circuits, Systems, and Signal Processing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/s00034-016-0477-2
Related Items (1)
Identification of alcoholism based on wavelet Renyi entropy and three-segment encoded Jaya algorithm
Cites Work
- Unnamed Item
- Unnamed Item
- Unnamed Item
- Novel JPEG 2000 compliant DWT and IWT VLSI implementations
- A survey on lifting-based discrete wavelet transform architectures
- Reversible integer-to-integer wavelet transforms for image compression: performance evaluation and analysis
- A theory for multiresolution signal decomposition: the wavelet representation
- High-Speed VLSI Implementation of 2-D Discrete Wavelet Transform
- Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT
- VLSI architectures for the discrete wavelet transform
- Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform
- Efficient Architectures for 1-D and 2-D Lifting-Based Wavelet Transforms
This page was built for publication: High-performance 1-D and 2-D inverse DWT 5/3 filter architectures for efficient hardware implementation