VLSI architectures for the discrete wavelet transform

DOI10.1109/82.386170zbMATH Open0830.65148OpenAlexW2091920794MaRDI QIDQ4849385FDOQ4849385

Authors: Mohan Vishwanath, Robert Michael Owens, Mary Jane Irwin 

Publication date: 4 February 1996

Published in: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/82.386170

Recommendations

• scientific article; zbMATH DE number 1442018
• An efficient VLSI architecture for the computation of 1-D discrete wavelet transform
• Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
• A programmable parallel VLSI architecture for 2-D discrete wavelet transform
• Simplified biorthogonal discrete wavelet transform for VLSI architecture design
• Discrete wavelet transform: Architectures, design and performance issues
• A Pipeline VLSI Architecture for Fast Computation of the 2-D Discrete Wavelet Transform

zbMATH Keywords

linear systolic arraysdiscrete wavelet transformVLSI architecturesMallat's pyramid algorithmrecursive pyramid algorithm

Mathematics Subject Classification ID

Numerical methods for discrete and fast Fourier transforms (65T50) Numerical algorithms for specific classes of architectures (65Y10) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35)

Cited In (27)

• A configurable architecture for the wavelet packet transform
• An efficient VLSI architecture for the computation of 1-D discrete wavelet transform
• A novel FPGA architecture of a 2-D wavelet transform
• Title not available (Why is that?)
• The advanced OCA for 2-D discrete periodized wavelet transformation
• VLSI architectures of the 1-D and 2-D discrete wavelet transforms for JPEG 2000
• Design of New Optimized Architecture Processor for DWT
• VLSI Implementation of Discrete Wavelet Transform for Lossless Compression of Medical Images
• An integrated systolic array design for video compression
• Design and implementation of high-performance RNS wavelet processors using custom IC technologies
• Implementing single-scale wavelet transform processor with magnetostatic surface wave device
• Design of silicon IP cores for biorthogonal wavelet transforms
• A VLSI array architecture for realization of DFT, DHT, DCT and DST
• Discrete wavelet transform: Architectures, design and performance issues
• High speed modular systolic array-based DTCWT with parallel processing architecture for 2d image transformation on FPGA
• A survey on lifting-based discrete wavelet transform architectures
• VLSI design of wavelet transform. Analysis, architecture and design examples.
• High-performance 1-D and 2-D inverse DWT 5/3 filter architectures for efficient hardware implementation
• Creation of codes based on wavelet transformation and its application in ADV612 chips
• VLSI architecture for forward discrete wavelet transform based on B-spline factorization
• Low-power, low-complexity bit-serial VLSI architecture for 1D discrete wavelet transform
• A programmable parallel VLSI architecture for 2-D discrete wavelet transform
• A VLSI systolic architecture for solving DBT-transformed fuzzy clustering problems of arbitrary size
• Title not available (Why is that?)
• Distributed memory parallel architecture based on modular linear arrays for 2-D separable transforms computation
• Low complexity reconfigurable architecture for the 5/3 and 9/7 discrete wavelet transform
• Parallel implementation of wavelet-based image denoising on programmable PC-grade graphics hardware

This page was built for publication: VLSI architectures for the discrete wavelet transform

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4849385)