Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform

DOI10.1109/TSP.2005.843704zbMath1370.94052MaRDI QIDQ5355708

Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen

Publication date: 20 September 2017

Published in: IEEE Transactions on Signal Processing (Search for Journal in Brave)

Mathematics Subject Classification ID

68W35: Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.)

65T50: Numerical methods for discrete and fast Fourier transforms

94A11: Application of orthogonal and other special functions

Related Items

Investigation of lifting-based hardware architectures for discrete wavelet transform, Simplified biorthogonal discrete wavelet transform for VLSI architecture design, Real‐time signal processing for high‐density microelectrode array systems