Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform
From MaRDI portal
Publication:5354072
DOI10.1109/TSP.2004.823509zbMATH Open1369.94051OpenAlexW2138453916MaRDI QIDQ5354072FDOQ5354072
Authors: Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen
Publication date: 8 September 2017
Published in: IEEE Transactions on Signal Processing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tsp.2004.823509
Cited In (6)
- Efficient array architectures for multi-dimensional lifting-based discrete wavelet transforms
- Real-time signal processing for high-density microelectrode array systems
- A survey on lifting-based discrete wavelet transform architectures
- Investigation of lifting-based hardware architectures for discrete wavelet transform
- High-performance 1-D and 2-D inverse DWT 5/3 filter architectures for efficient hardware implementation
- VLSI architecture for forward discrete wavelet transform based on B-spline factorization
This page was built for publication: Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5354072)