ACE4k: An analog I/O 64×64 visual microprocessor chip with 7‐bit analog accuracy

DOI10.1002/CTA.191zbMATH Open1013.68004OpenAlexW1976297567MaRDI QIDQ4539895FDOQ4539895

Authors: G. Liñán, Servando Espejo, Rafael Domínguez-Castro, Ángel Benito Rodríguez Vázquez 

Publication date: 11 July 2002

Published in: International Journal of Circuit Theory and Applications (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1002/cta.191

Recommendations

• A DSP-like analogue processing unit for smart image sensors
• A behavioural modelling technique for visual microprocessor mixed‐signal VLSI chips

zbMATH Keywords

real time image processingmixed-signal VLSI design

Mathematics Subject Classification ID

Image processing (compression, reconstruction, etc.) in information and communication theory (94A08) Computing methodologies for image processing (68U10) Analytic circuit theory (94C05) Mathematical problems of computer architecture (68M07)

Cites Work

• Current-mode techniques for the implementation of continuous- and discrete-time cellular neural networks

Cited In (7)

• A low-power integrated smart sensor with on-chip real-time image processing capabilities
• A CNN-specific integrated processor
• On global exponential stability of standard and full-range CNNs
• Pixel-level snakes on the CNNUM: algorithm design, on-chip implementation and applications
• ORIENTED SPATIAL PATTERN FORMATION IN A FOUR LAYER CMOS CELLULAR NEURAL NETWORK
• Stochastic bitstream-based CNN and its implementation on FPGA
• Łojasiewicz inequality and exponential convergence of the full-range model of CNNs

Uses Software

• CNN

This page was built for publication: ACE4k: An analog I/O 64×64 visual microprocessor chip with 7‐bit analog accuracy

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4539895)