High Performance Parallel Decimal Multipliers Using Hybrid BCD Codes

DOI10.1109/TC.2017.2706262MaRDI QIDQ4567249zbMATH OpenOpenAlexFDO

Authors Xiaoping Cui, Wenwen Dong, Weiqiang Liu, Fabrizio Lombardi, Earl E. jun. Swartzlander

Publication date 27 June 2018

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tc.2017.2706262

Mathematics Subject Classification ID

Numerical algorithms for computer arithmetic, etc. (65Y04) Parallel numerical computation (65Y05)

Cited in

(2)

• Fast Radix-10 Multiplication Using Redundant BCD Codes
• Improved Design of High-Performance Parallel Decimal Multipliers

This page was built for publication: High Performance Parallel Decimal Multipliers Using Hybrid BCD Codes

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4567249)