A formal verification method of error correction code processors over Galois-field arithmetic

MaRDI QIDQ4583845zbMATH OpenFDO

Authors Rei Ueno, Naofumi Homma, Takafumi Aoki

Publication date 3 September 2018

Full work available at URL http://www.oldcitypublishing.com/journals/mvlsc-home/mvlsc-issue-contents/mvlsc-volume-26-number-1-2-2016/mvlsc-26-1-2-p-55-73/

zbMATH Keywords

computer algebrapredicate logicReed-Solomon codeformal verificationGalois fielddesign methodology for arithmetic circuits

Mathematics Subject Classification ID

Cryptography (94A60) Mathematical aspects of software engineering (specification, verification, metrics, requirements, etc.) (68N30) Combinatorial codes (94B25)

Recommendations

• scientific article; zbMATH DE number 1796154
• A library for formalization of linear error-correcting codes
• Verification of Galois field based circuits by formal reasoning based on computational algebraic geometry
• A formal approach to designing multiple-valued arithmetic circuits
• Theoretical bases, methods, and processors for transforming information in Galois field codes on the basis of the vertical information technology

Cited in

(4)

• Verifying the implementation of an error control code
• scientific article; zbMATH DE number 1796154 (Why is no real title available?)
• Verification of Galois field based circuits by formal reasoning based on computational algebraic geometry
• Verified Erasure Correction in Coq with MathComp and VST

This page was built for publication: A formal verification method of error correction code processors over Galois-field arithmetic

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4583845)