Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing

DOI10.1109/TC.2017.2672976zbMATH Open1388.65202OpenAlexW2589986623MaRDI QIDQ4589518FDOQ4589518

Authors: Weiqiang Liu, Liangyu Qian, Chenghua Wang, Honglan Jiang, Jie Han, Fabrizio Lombardi 

Publication date: 10 November 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2017.2672976

Mathematics Subject Classification ID

Numerical algorithms for computer arithmetic, etc. (65Y04)

Cited In (2)

• A radix-4 new Svobota-Tung divider with constant timing complexity for prescaling
• Circuit level realization of low latency radix-4 Booth scheme for parallel multipliers

This page was built for publication: Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4589518)