Worst-case execution time analysis for many-core architectures with NoC

DOI10.1007/978-3-319-44878-7_13MaRDI QIDQ4603574zbMATH OpenOpenAlexFDO

Authors Stefanos Skalistis, Alena Simalatsar

Publication date 16 February 2018

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-319-44878-7_13

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

Recommendations

• Cache-conscious offline real-time task scheduling for multi-core processors
• Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays
• A formal approach to the WCRT analysis of multicore systems with memory contention under phase-structured task sets
• Static analysis of multi-core TDMA resource arbitration delays
• An extensible framework for multicore response time analysis

Cited in

(5)

• Real-time application mapping for many-cores using a limited migrative model
• Cache-conscious offline real-time task scheduling for multi-core processors
• scientific article; zbMATH DE number 7559346 (Why is no real title available?)
• Dynamic interference-sensitive run-time adaptation of time-triggered schedules
• Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays

This page was built for publication: Worst-case execution time analysis for many-core architectures with NoC

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4603574)