Bounded Depth Circuits with Weighted Symmetric Gates: Satisfiability, Lower Bounds and Compression
From MaRDI portal
Publication:4608645
DOI10.4230/LIPIcs.MFCS.2016.82zbMath1398.68259OpenAlexW2540343126MaRDI QIDQ4608645
Junichi Teruyama, Kazuhisa Seto, Takayuki Sakai, Suguru Tamaki
Publication date: 21 March 2018
Full work available at URL: http://drops.dagstuhl.de/opus/volltexte/2016/6490/
Lua error in Module:PublicationMSCList at line 37: attempt to index local 'msc_result' (a nil value).
Related Items (6)
Unnamed Item ⋮ Unnamed Item ⋮ Gate elimination: circuit size lower bounds and \#SAT upper bounds ⋮ Unnamed Item ⋮ Bounded depth circuits with weighted symmetric gates: satisfiability, lower bounds and compression ⋮ A \#SAT algorithm for small constant-depth circuits with PTF gates
This page was built for publication: Bounded Depth Circuits with Weighted Symmetric Gates: Satisfiability, Lower Bounds and Compression
