Describing the FPGA-based hardware architecture of systemic computation (HAoS)
From MaRDI portal
Publication:4610044
zbMATH Open1399.68001MaRDI QIDQ4610044FDOQ4610044
Authors: Christos Sakellariou, Peter J. Bentley
Publication date: 5 April 2018
Recommendations
FPGAparallel architecturecontent-addressable memorysystemic computationnatural computationCPU-FPFA communicationnon-conventional computer architecture
This page was built for publication: Describing the FPGA-based hardware architecture of systemic computation (HAoS)
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4610044)