PSP: parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC

From MaRDI portal

(Redirected from Publication:469056)

Jump to:navigation, search

WARNING: Page is not linked to a MaRDI-Entity. Please add Sitelink / Wikibase-link.

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=PSP:_parallel_sub-pipelined_architecture_for_high_throughput_AES_on_FPGA_and_ASIC&oldid=62064237"