FOLDING TECHNIQUES FOR SYSTOLIC ITERATIONS

DOI10.1080/10637199508915524zbMATH Open1049.68916OpenAlexW2040677443MaRDI QIDQ4820123FDOQ4820123

Authors: Konstantinos G. Margaritis, D. J. Evans 

Publication date: 6 October 2004

Published in: Parallel Algorithms and Applications (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1080/10637199508915524

Mathematics Subject Classification ID

Parallel algorithms in computer science (68W10)

Cites Work

• Title not available (Why is that?)
• Title not available (Why is that?)
• Title not available (Why is that?)
• On the systolic implementation of associative memory artificial neural networks
• Title not available (Why is that?)
• Implementation of folding transformations on linear VSLI processor arrays
• Title not available (Why is that?)
• A re-usable systolic array for matrix-vector multiplication

Cited In (1)

• Matrix-vector multiplication on a fixed-size linear systolic array

This page was built for publication: FOLDING TECHNIQUES FOR SYSTOLIC ITERATIONS

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4820123)