An interleaved EPE-immune PA-DPL structure for resisting concentrated EM side channel attacks on FPGA implementation

DOI10.1007/978-3-642-29912-4_4MaRDI QIDQ4905042zbMATH OpenOpenAlexFDO

Authors Wei He, Eduardo de la Torre, Teresa Riesgo

Publication date 14 February 2013

Published in Constructive Side-Channel Analysis and Secure Design (Search for Journal in Brave)

Full work available at URL http://oa.upm.es/19201/

zbMATH Keywords

FPGAPIPLUTconcentrated em attackdual-coreinterleaved placementPA-DPLrouting conflict

Mathematics Subject Classification ID

Cryptography (94A60)

Recommendations

• Early propagation and imbalanced routing, how to diminish in FPGAs
• QRL: a high performance quadruple-rail logic for resisting DPA on FPGA implementations
• Generic Side-Channel Countermeasures for Reconfigurable Devices
• Practical Attacks on Masked Hardware
• DRECON: DPA resistant encryption by construction

Cited in

(2)

• QRL: a high performance quadruple-rail logic for resisting DPA on FPGA implementations
• Early propagation and imbalanced routing, how to diminish in FPGAs

This page was built for publication: An interleaved EPE-immune PA-DPL structure for resisting concentrated EM side channel attacks on FPGA implementation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4905042)