Performance planning
From MaRDI portal
Publication:4955652
Recommendations
Cited in
(8)- Correct Hardware Design and Verification Methods
- Resource sharing combined with layout effects in high-level synthesis
- scientific article; zbMATH DE number 496062 (Why is no real title available?)
- On driving many long wires in a VLSI layout
- Optimal VLSI delay tuning by wire shielding
- Computer-aided planning and performance evaluation in organizations
- Group nearest-neighbor queries in the \(L_1\) plane
- Top-\(k\) Manhattan spatial skyline queries
This page was built for publication: Performance planning
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4955652)