A Low-Power High-Precision Comparator With Time-Domain Bulk-Tuned Offset Cancellation

DOI10.1109/TCSI.2013.2239175MaRDI QIDQ5008533zbMATH OpenFDO

Authors Junjie Lu, Jeremy Holleman

Publication date 26 August 2021

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TCSI.2013.2239175

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Analytic circuit theory (94C05)

Recommendations

• Comparator Power Minimization Analysis for SAR ADC Using Multiple Comparators
• A fully differential CMOS voltage buffer for continuous- and discrete-time applications
• Generalized low-voltage circuit techniques for very high-speed time-interleaved analog-to-digital converters

Cited in

(1)

• A self-checking comparator with additional pulse input

This page was built for publication: A Low-Power High-Precision Comparator With Time-Domain Bulk-Tuned Offset Cancellation

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5008533)