High-Efficiency Processing Schedule for Parallel Turbo Decoders Using QPP Interleaver

DOI10.1109/TCSI.2010.2097690zbMATH Open1468.94439OpenAlexW2115963351MaRDI QIDQ5010646FDOQ5010646

Authors: Cheng-Chi Wong, Hsie-Chia Chang 

Publication date: 26 August 2021

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tcsi.2010.2097690

Mathematics Subject Classification ID

Convolutional codes (94B10) Decoding (94B35)

Cited In (1)

• Memory-reduced maximum a posteriori probability decoding for high-throughput parallel turbo decoders

This page was built for publication: High-Efficiency Processing Schedule for Parallel Turbo Decoders Using QPP Interleaver

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5010646)