Sinusoidal Clock Sampling for Multigigahertz ADCs

DOI10.1109/TCSI.2011.2157742MaRDI QIDQ5010800zbMATH OpenFDO

Authors Rui Bai, Jingguang Wang, Lingli Xia, Feng Zhang, Zongren Yang, Patrick Chiang, Weiwu Hu

Publication date 26 August 2021

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TCSI.2011.2157742

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Sampling theory in information and communication theory (94A20)

Recommendations

• Clock Jitter Compensation in High-Rate ADC Circuits
• Sine-fit procedure for unevenly sampled, multiply clocked signals
• A Nonuniform Sampling ADC Architecture With Reconfigurable Digital Anti-Aliasing Filter
• An Efficient>tex<$Delta Sigma $>/tex<ADC Architecture for Low Oversampling Ratios
• A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion
• scientific article; zbMATH DE number 7389936
• Design of digital systems for arbitrary sampling rate conversion
• Generalized low-voltage circuit techniques for very high-speed time-interleaved analog-to-digital converters

Cited in

(2)

• Sine-fit procedure for unevenly sampled, multiply clocked signals
• Multi-rate receivers with IF sampling and digital timing correction

This page was built for publication: Sinusoidal Clock Sampling for Multigigahertz ADCs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5010800)