Transistor-Level Synthesis of Pipeline Analog-to-Digital Converters Using a Design-Space Reduction Algorithm

DOI10.1109/TCSI.2011.2157746MaRDI QIDQ5010801zbMATH OpenFDO

Authors Jesús Ruiz-Amaya, Manuel Delgado-Restituto, Ángel Benito Rodríguez Vázquez

Publication date 26 August 2021

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TCSI.2011.2157746

Mathematics Subject Classification ID

Analytic circuit theory (94C05) Applications of design theory to circuits and networks (94C30)

Cited in

(1)

• Programmable ANalog Device Array (PANDA): A Methodology for Transistor-Level Analog Emulation

This page was built for publication: Transistor-Level Synthesis of Pipeline Analog-to-Digital Converters Using a Design-Space Reduction Algorithm

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5010801)