SM4 Chaotic Masking Scheme Against Power Analysis Based on FPGA
From MaRDI portal
Publication:5094735
Cites work
- A new class of collision attacks and its application to DES.
- A Very Compact “Perfectly Masked” S-Box for AES
- Beyond the Limits of DPA: Combined Side-Channel Collision Attacks
- Cryptographic Hardware and Embedded Systems - CHES 2004
- Design of a Differential Power Analysis Resistant Masked AES S-Box
- Fast Software Encryption
- scientific article; zbMATH DE number 1088257 (Why is no real title available?)
- scientific article; zbMATH DE number 1979272 (Why is no real title available?)
- scientific article; zbMATH DE number 1979273 (Why is no real title available?)
- scientific article; zbMATH DE number 1979284 (Why is no real title available?)
- scientific article; zbMATH DE number 1979285 (Why is no real title available?)
- scientific article; zbMATH DE number 1878332 (Why is no real title available?)
- scientific article; zbMATH DE number 1878339 (Why is no real title available?)
- scientific article; zbMATH DE number 1418307 (Why is no real title available?)
- Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems
This page was built for publication: SM4 Chaotic Masking Scheme Against Power Analysis Based on FPGA
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5094735)