Design of a Differential Power Analysis Resistant Masked AES S-Box
From MaRDI portal
Recommendations
Cites work
- Advanced Encryption Standard – AES
- Cryptographic Hardware and Embedded Systems - CHES 2004
- Fast Software Encryption
- scientific article; zbMATH DE number 1583801 (Why is no real title available?)
- scientific article; zbMATH DE number 2085436 (Why is no real title available?)
- scientific article; zbMATH DE number 1979284 (Why is no real title available?)
- scientific article; zbMATH DE number 2043314 (Why is no real title available?)
- scientific article; zbMATH DE number 1504809 (Why is no real title available?)
- Selected Areas in Cryptography
- Techniques for Random Masking in Hardware
- Topics in Cryptology – CT-RSA 2005
- Towards sound approaches to counteract power-analysis attacks
Cited in
(7)- A Very Compact “Perfectly Masked” S-Box for AES
- A secure against high order DPA attacks AES coprocessor based on masking scheme
- Practical Attacks on Masked Hardware
- scientific article; zbMATH DE number 1979285 (Why is no real title available?)
- SM4 Chaotic Masking Scheme Against Power Analysis Based on FPGA
- Topics in Cryptology – CT-RSA 2005
- Information Security and Cryptology - ICISC 2005
This page was built for publication: Design of a Differential Power Analysis Resistant Masked AES S-Box
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5458225)