Cryptographic Hardware and Embedded Systems - CHES 2004

DOI10.1007/B99451MaRDI QIDQ5311429zbMATH OpenOpenAlexFDO

Authors Jason Waddle, David Wagner

Publication date 23 August 2005

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/b99451

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25) Cryptography (94A60)

Recommendations

• Second-order power comparison of tests
• Second-order power comparisons for a class of nonparametric likelihood-based tests
• Comparison of tests in the multiparameter case. I. Second-order power
• Statistical Analysis of Second Order Differential Power Analysis
• Second-order powers of a class of tests in the presence of a nuisance parameter
• Second order efficiency in the sequential design of experiments
• On second order efficient robust inference
• Second-order accurate confidence regions based on members of the generalized power divergence family

Cited in

(17)

• Statistical properties of side-channel and fault injection attacks using coding theory
• Multivariate high-order attacks of shuffled tables recomputation
• Higher-order masking in practice: a vector implementation of masked AES for ARM NEON
• On the security of RSM -- presenting 5 first -- and second-order attacks
• Second-order power comparisons for a class of nonparametric likelihood-based tests
• A first-order leak-free masking countermeasure
• Boosting higher-order correlation attacks by dimensionality reduction
• Taylor expansion of maximum likelihood attacks for masked and shuffled implementations
• Formal analysis of the entropy / security trade-off in first-order masking countermeasures against side-channel attacks
• On Second-Order Differential Power Analysis
• Secure Hardware Implementation of Non-linear Functions in the Presence of Glitches
• Statistical Analysis of Second Order Differential Power Analysis
• Design of a Differential Power Analysis Resistant Masked AES S-Box
• Parallel Implementations of Masking Schemes and the Bounded Moment Leakage Model
• Higher-order masked Saber
• Secure hardware implementation of nonlinear functions in the presence of glitches
• Side-channel resistant crypto for less than 2,300 GE

This page was built for publication: Cryptographic Hardware and Embedded Systems - CHES 2004

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5311429)