High-Speed Parallel Decimal Multiplication with Redundant Internal Encodings

DOI10.1109/TC.2012.35zbMATH Open1365.65305MaRDI QIDQ5274397FDOQ5274397

Authors: Liu Han, Seok-Bum Ko 

Publication date: 12 July 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Mathematics Subject Classification ID

Parallel numerical computation (65Y05) Numerical algorithms for computer arithmetic, etc. (65Y04)

Cited In (4)

• Parallel implementation of multiple-precision arithmetic and 2,576,980,370,000 decimal digits of \(\pi \) calculation
• Improved Design of High-Performance Parallel Decimal Multipliers
• Decimal square root: algorithm and hardware implementation
• Fast Radix-10 Multiplication Using Redundant BCD Codes

This page was built for publication: High-Speed Parallel Decimal Multiplication with Redundant Internal Encodings

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5274397)