Efficient Variable Partitioning and Scheduling for DSP Processors With Multiple Memory Modules

DOI10.1109/TSP.2004.823506zbMATH Open1369.90084MaRDI QIDQ5354073FDOQ5354073

Authors: Qingfeng Zhuge, Bin Xiao, Chantana Chantrapornchai, Edwin H.-M. Sha 

Publication date: 8 September 2017

Published in: IEEE Transactions on Signal Processing (Search for Journal in Brave)

Mathematics Subject Classification ID

Deterministic scheduling theory in operations research (90B35) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Cited In (2)

• Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP
• Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory

This page was built for publication: Efficient Variable Partitioning and Scheduling for DSP Processors With Multiple Memory Modules

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5354073)