On an asymptotic formula for the maximum voltage drop in a on-chip power distribution network

DOI10.1017/S0956792511000350zbMATH Open1236.94091OpenAlexW2162227537MaRDI QIDQ5389595FDOQ5389595

Maria Aguareles, J. Rius, J. Haro, J. Solà-Morales

Publication date: 21 April 2012

Published in: European Journal of Applied Mathematics (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1017/s0956792511000350

zbMATH Keywords

Weierstrass elliptic functionGauss constantasymptotic analysis of PDEs

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

Cites Work

• Title not available (Why is that?)
• An asymptotic analysis of the mean first passage time for narrow escape problems. I: Two-dimensional domains
• Optimizing the fundamental Neumann eigenvalue for the Laplacian in a domain with small traps
• Reaction rate of small diffusing molecules on a cylindrical membrane

Cited In (2)

• The maximum voltage drop in an on-chip power distribution network: analysis of square, triangular and hexagonal power pad arrangements
• Derivation of the maximum voltage drop in power grids of integrated circuits with an array bonding package

This page was built for publication: On an asymptotic formula for the maximum voltage drop in a on-chip power distribution network

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5389595)