Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing
DOI10.1145/1400751.1400796zbMATH Open1301.68075OpenAlexW2050020523MaRDI QIDQ5892003FDOQ5892003
Authors: Kirill Kogan, Michael Segal, Alex Kesselman 
Publication date: 12 December 2014
Published in: Proceedings of the twenty-seventh ACM symposium on Principles of distributed computing (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1145/1400751.1400796
Recommendations
- Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing
- Best effort and priority queuing policies for buffered crossbar switches
- Best Effort and Priority Queuing Policies for Buffered Crossbar Switches
- Scheduling policies for CIOQ switches
- Online packet scheduling for CIOQ and buffered crossbar switches
Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Nonnumerical algorithms (68W05) Distributed algorithms (68W15) Distributed systems (68M14) Network protocols (68M12)
Cited In (13)
- Title not available (Why is that?)
- FRGA Matching Algorithm in High-Speed Packet Switches
- Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing
- Resource allocation for quality of service provision in multistage buffered crossbar switches
- Best Effort and Priority Queuing Policies for Buffered Crossbar Switches
- Title not available (Why is that?)
- Synchronous versus asynchronous operation of a packet switch with combined input and output queueing
- High-performance switching based on buffered crossbar fabrics
- Title not available (Why is that?)
- Packetized smooth switching for buffered crossbar switches
- Title not available (Why is that?)
- Performance analysis of clock-regulated queues with output multiplexing in three different 2x2 crossbar switch architectures
- Combined asynchronous/synchronous packet switching architecture: QoS guarantees for integrated parallel computing and real-time traffic
This page was built for publication: Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5892003)
