Synchronous versus asynchronous operation of a packet switch with combined input and output queueing

DOI10.1016/0166-5316(92)90077-TzbMATH Open0759.90036OpenAlexW2011830979MaRDI QIDQ4022639FDOQ4022639

Authors: Ilias Iliadis 

Publication date: 17 January 1993

Published in: Performance Evaluation (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/0166-5316(92)90077-t

Recommendations

• On the speedup required for combined input- and output-queued switching
• scientific article; zbMATH DE number 2163016
• Combined asynchronous/synchronous packet switching architecture: QoS guarantees for integrated parallel computing and real-time traffic
• Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing
• Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing
• Frame-Based Packet-Mode Scheduling for Input-Queued Switches
• scientific article; zbMATH DE number 2088471
• On the Emulation of Finite-Buffered Output Queued Switches Using Combined Input-Output Queuing
• Packet-Mode Emulation of Output-Queued Switches

zbMATH Keywords

packet lossesasynchronous operationpacket switchinput queue length distributionmaximum switch throughputsynchronous operation

Mathematics Subject Classification ID

Queues and service in operations research (90B22) Queueing theory (aspects of probability theory) (60K25) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Cited In (4)

• Shared-per-wavelength asynchronous optical packet switching: A comparative analysis
• Title not available (Why is that?)
• Title not available (Why is that?)
• Combined asynchronous/synchronous packet switching architecture: QoS guarantees for integrated parallel computing and real-time traffic

This page was built for publication: Synchronous versus asynchronous operation of a packet switch with combined input and output queueing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4022639)