Correct Hardware Design and Verification Methods
From MaRDI portal
Publication:5897069
DOI10.1007/B93958zbMATH Open1179.68082OpenAlexW219731125MaRDI QIDQ5897069FDOQ5897069
Publication date: 5 February 2010
Published in: Lecture Notes in Computer Science (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/b93958
Recommendations
- scientific article; zbMATH DE number 1903347
- Combining symmetry reduction and under-approximation for symbolic model checking
- Efficient symmetry reduction and the use of state symmetries for symbolic model checking
- Employing symmetry reductions in model checking
- scientific article; zbMATH DE number 1953019
- scientific article; zbMATH DE number 1796126
- scientific article; zbMATH DE number 1487862
- scientific article; zbMATH DE number 1487478
- Computer Aided Verification
Cited In (11)
- Symmetry Reduction for Probabilistic Model Checking Using Generic Representatives
- Symbolic manipulation techniques for model simplification in object-oriented modelling of large scale continuous systems
- Title not available (Why is that?)
- Symmetry and partial order reduction techniques in model checking Rebeca
- Employing symmetry reductions in model checking
- Title not available (Why is that?)
- A lazy approach to symmetry reduction
- Correct Hardware Design and Verification Methods
- Model Checking Software
- Symbolic Model Checking Commitment Protocols Using Reduction
- Vector Symmetry Reduction
This page was built for publication: Correct Hardware Design and Verification Methods
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5897069)
