Correct Hardware Design and Verification Methods

DOI10.1007/B93958MaRDI QIDQ5897069zbMATH OpenOpenAlexFDO

Authors Thomas Wahl, E. Allen Emerson

Publication date 5 February 2010

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/b93958

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Recommendations

• scientific article; zbMATH DE number 1903347
• Combining symmetry reduction and under-approximation for symbolic model checking
• Efficient symmetry reduction and the use of state symmetries for symbolic model checking
• Employing symmetry reductions in model checking
• scientific article; zbMATH DE number 1953019
• scientific article; zbMATH DE number 1796126
• scientific article; zbMATH DE number 1487862
• scientific article; zbMATH DE number 1487478
• Computer Aided Verification

Cited in

(12)

• Symmetry Reduction for Probabilistic Model Checking Using Generic Representatives
• Symbolic manipulation techniques for model simplification in object-oriented modelling of large scale continuous systems
• Symmetry and partial order reduction techniques in model checking Rebeca
• scientific article; zbMATH DE number 1982199 (Why is no real title available?)
• Employing symmetry reductions in model checking
• Efficient symmetry reduction and the use of state symmetries for symbolic model checking
• scientific article; zbMATH DE number 1487862 (Why is no real title available?)
• Vector symmetry reduction
• A lazy approach to symmetry reduction
• Correct Hardware Design and Verification Methods
• Model Checking Software
• Symbolic Model Checking Commitment Protocols Using Reduction

This page was built for publication: Correct Hardware Design and Verification Methods

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5897069)