Correct Hardware Design and Verification Methods

DOI10.1007/B93958MaRDI QIDQ5897073zbMATH OpenOpenAlexFDO

Authors Giuseppe Della Penna, Benedetto Intrigila, Igor Melatti, Enrico Tronci, Marisa Venturini Zilli

Publication date 5 February 2010

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/b93958

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Recommendations

• scientific article; zbMATH DE number 1979552
• Parallelizing the \(\text{Mur}\varphi\) verifier
• Unifying Operational Weak Memory Verification: An Axiomatic Approach

Cited in

(1)

• scientific article; zbMATH DE number 1979552 (Why is no real title available?)

This page was built for publication: Correct Hardware Design and Verification Methods

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5897073)