A VLSI array architecture for Hough transform
From MaRDI portal
Publication:5943312
DOI10.1016/S0031-3203(00)00080-7zbMath0985.68740OpenAlexW2072355272WikidataQ126529543 ScholiaQ126529543MaRDI QIDQ5943312
Koushik Maharatna, Swapna Banerjee
Publication date: 9 September 2001
Published in: Pattern Recognition (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1016/s0031-3203(00)00080-7
Cites Work
This page was built for publication: A VLSI array architecture for Hough transform