S. Banerjee

Available identifiers

zbMath Open banerjee.swapnaMaRDI QIDQ202631

List of research outcomes

Publication	Date of Publication	Type
https://portal.mardi4nfdi.de/entity/Q5007628	2021-08-26	Paper
An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis	2021-08-26	Paper
A VLSI array architecture for realization of DFT, DHT, DCT and DST	2002-03-03	Paper
A VLSI array architecture for Hough transform	2001-09-09	Paper
An array architecture for computing two-dimensional discrete Hartley transforms	1991-01-01	Paper

Research outcomes over time

This page was built for person: S. Banerjee