DC gain analysis of scaled CMOS op amp in sub-100 nm technology nodes: A research based on channel length modulation effect
DOI10.1007/S12204-009-0613-2zbMATH Open1202.94228OpenAlexW2029910351MaRDI QIDQ615254FDOQ615254
Authors: Jia Cheng, Jianfei Jiang, Qi-Yu Cai 
Publication date: 5 January 2011
Published in: Journal of Shanghai Jiaotong University (Science) (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/s12204-009-0613-2
Recommendations
- Analysis and optimization of a novel biasing for constant-gain CMOS open-loop amplifiers
- Compact subthreshold current and capacitance modeling of short-channel double-gate MOSFETs
- Investigation of multi-layered-gate electrode workfunction engineered recessed channel (MLGEWE-RC) sub-50 nm MOSFET: A novel design
- Two 1-V fully differential CMOS switched-capacitor amplifiers
- A few CMOS transconductors optimized for low power and wide band operation
simulationmodelinganalog circuitscomplementary metal-oxide-semiconductor (CMOS) analog integrated circuitsoperational amplifierstechnology node
Cited In (1)
This page was built for publication: DC gain analysis of scaled CMOS op amp in sub-100 nm technology nodes: A research based on channel length modulation effect
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q615254)
