Three input exclusive-or gate support for Boyar-Peralta's algorithm

DOI10.1007/978-3-030-92518-5_7MaRDI QIDQ6157579zbMATH OpenOpenAlexFDO

Authors Anubhab Baksi, Vishnu Asutosh Dasu, Banashri Karmakar, A. Chattopadhyay, Takanori Isobe

Publication date 12 May 2023

Published in Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-030-92518-5_7

zbMATH Keywords

implementationblock cipherlinear layer

Mathematics Subject Classification ID

Cryptography (94A60)

Recommendations

• Improved heuristics for low-latency implementations of linear layers
• Improved upper bounds for the expected circuit complexity of dense systems of linear equations over \(\mathrm{GF}(2)\)
• Several masked implementations of the Boyar-Peralta AES S-box
• Block ciphers -- focus on the linear layer (feat. PRIDE)
• Logic minimization techniques with applications to cryptology

Cites work

• A framework to optimize implementations of matrices
• Algebraic aspects of the advanced encryption standard.
• Block ciphers -- focus on the linear layer (feat. PRIDE)
• FOAM: searching for hardware-optimal SPN structures and components with a fair comparison
• PRINCE -- a low-latency block cipher for pervasive computing applications. Extended abstract
• Quantum implementation and resource estimates for rectangle and knot
• The 128-Bit Blockcipher CLEFIA (Extended Abstract)
• XOR-counts and lightweight multiplication with fixed elements in binary finite fields

Cited in

(1)

• Improved heuristics for low-latency implementations of linear layers

This page was built for publication: Three input exclusive-or gate support for Boyar-Peralta's algorithm

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q6157579)