An innovative power-gating technique for leakage and ground bounce control in system-on-a-chip (SOC)

DOI10.1007/S00034-010-9211-7MaRDI QIDQ626595zbMATH OpenOpenAlexFDO

Authors Masud H. Chowdhury, Pervez Khaled, Juliana Gjanci

Publication date 18 February 2011

Published in Circuits, Systems, and Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/s00034-010-9211-7

zbMATH Keywords

leakageground bouncepower gatingsleep transistorsubstrate noisesystem-on-a-chip

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Application models in control theory (93C95) Applications of design theory to circuits and networks (94C30)

Recommendations

• scientific article; zbMATH DE number 2019777
• Modeling leakage power reduction in VLSI as optimization problems
• Functional Verification of Power Gated Designs by Compositional Reasoning
• Functional verification of power gated designs by compositional reasoning
• NBTI and power reduction using an input vector control and supply voltage assignment method

Cited in

(2)

• NBTI and power reduction using an input vector control and supply voltage assignment method
• Modeling leakage power reduction in VLSI as optimization problems

This page was built for publication: An innovative power-gating technique for leakage and ground bounce control in system-on-a-chip (SOC)

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q626595)