A note on digital filter implementation using hybrid RNS-binary arithmetic

DOI10.1016/0165-1684(96)00031-XMaRDI QIDQ671282zbMATH OpenFDO

Authors Behrooz Parhami

Publication date 27 February 1997

Published in Signal Processing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/0165-1684(96)00031-X

zbMATH Keywords

Digital filtersInner productRNS arithmeticVLSI architectures

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Recommendations

• Novel digital filter implementations using hybrid RNS-binary arithmetic
• Novel RNS structures for the moduli set \((2^{n}-1, 2^{n}, 2^{n}+1)\) and their application to digital filter implementation
• Use of modular coding for high-speed digital filter design
• Fast combinatorial RNS processors for DSP applications

Cited in

(1)

• Novel digital filter implementations using hybrid RNS-binary arithmetic

This page was built for publication: A note on digital filter implementation using hybrid RNS-binary arithmetic

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q671282)