Exploiting parallelism on a fine-grained MIMD architecture based upon channel queues

DOI10.1007/BF01408554MaRDI QIDQ685089zbMATH OpenOpenAlexFDO

Authors Rajiv Gupta, Sunah Lee

Publication date 30 September 1993

Published in International Journal of Parallel Programming (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/bf01408554

zbMATH Keywords

multiprocessor systemschannel queuesfine-grained parallelismparallelizing compilersredundant synchronizationtop-down scheduling

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Theory of compilers and interpreters (68N20)

Recommendations

• A multiprocessor architecture combining fine-grained and coarse-grained parallelism strategies
• scientific article; zbMATH DE number 576164
• Fine-grain parallelization of imperfectly nested loops
• scientific article; zbMATH DE number 1110837
• Efficient support for fine-grain parallelism on shared-memory machines

Cites work

• Compiler Algorithms for Synchronization
• High-Speed Multiprocessors and Compilation Techniques

This page was built for publication: Exploiting parallelism on a fine-grained MIMD architecture based upon channel queues

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q685089)