Verification of a multiprocessor cache protocol using simulation relations and higher-order logic

DOI10.1007/BF00709156MaRDI QIDQ685110zbMATH OpenOpenAlexFDO

Authors Paul N. Loewenstein, David L. Dill

Publication date 30 September 1993

Published in Formal Methods in System Design (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/bf00709156

Mathematics Subject Classification ID

Computer system organization (68M99)

Cites work

• Automatic Verification of Sequential Circuits Using Temporal Logic
• scientific article; zbMATH DE number 1082080 (Why is no real title available?)
• Protocol Verification via Projections
• The existence of refinement mappings

Cited in

(1)

• A formal theory of simulations between infinite automata

Describes a project that uses

Uses Software

• HOL

This page was built for publication: Verification of a multiprocessor cache protocol using simulation relations and higher-order logic

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q685110)